• Register
  • Login

European Journal of Molecular & Clinical Medicine

  • Home
  • Browse
    • Current Issue
    • By Issue
    • By Subject
    • Keyword Index
    • Author Index
    • Indexing Databases XML
  • Journal Info
    • About Journal
    • Aims and Scope
    • Editorial Board
    • Publication Ethics
    • Indexing and Abstracting
    • Peer Review Process
    • News
  • Guide for Authors
  • Submit Manuscript
  • Contact Us
Advanced Search

Notice

As part of Open Journals’ initiatives, we create website for scholarly open access journals. If you are responsible for this journal and would like to know more about how to use the editorial system, please visit our website at https://ejournalplus.com or
send us an email to info@ejournalplus.com

We will contact you soon

  1. Home
  2. Volume 7, Issue 4
  3. Authors

Online ISSN: 2515-8260

Volume7, Issue4

VLSI Design of High Speed and Area Efficient Radix-8 Serial Parallel Multiplier

    Chandrakala . G.Nagendra .

European Journal of Molecular & Clinical Medicine, 2020, Volume 7, Issue 4, Pages 2265-2271

  • Show Article
  • Download
  • Cite
  • Statistics
  • Share

Abstract

Multiplier is one of the hardware components that typically consumes a significant chip region which requires to be reduced and can be helpful to a wide range of applications whereby multiplication components are an essential device, such as digital signal processing (DSP) systems or computational methods. The proposed method it accelerates applicants like digital filter, machine learning and neural networks by developing a two-speed radix-8 serial parallel multiplier. Proposed multiplier is a variation of the adapted radix-8 Booth multiplier serial – parallel (SP), which only incorporates nonzero Booth encoding along with skips over zero functions, allowing latency based on the multiplier size. This study focused on DSP applications where in multiplier remains being used substantially and suggests strategy that helps to minimize the hardware as well as latency contributing to improved device output and thereby helps to improve the running frequency by a substantial amount. An 8-bit multiplier was designed using a booth multiplication of radix-4, which decreases number of partial products.
Keywords:
    Radix-8 Booth’s multiplier Radix-4, Booth’s multiplier Serial Parallel Multiplier Partial products
  • PDF (309 K)
  • XML
(2020). VLSI Design of High Speed and Area Efficient Radix-8 Serial Parallel Multiplier. European Journal of Molecular & Clinical Medicine, 7(4), 2265-2271.
Chandrakala .; G.Nagendra .. "VLSI Design of High Speed and Area Efficient Radix-8 Serial Parallel Multiplier". European Journal of Molecular & Clinical Medicine, 7, 4, 2020, 2265-2271.
(2020). 'VLSI Design of High Speed and Area Efficient Radix-8 Serial Parallel Multiplier', European Journal of Molecular & Clinical Medicine, 7(4), pp. 2265-2271.
VLSI Design of High Speed and Area Efficient Radix-8 Serial Parallel Multiplier. European Journal of Molecular & Clinical Medicine, 2020; 7(4): 2265-2271.
  • RIS
  • EndNote
  • BibTeX
  • APA
  • MLA
  • Harvard
  • Vancouver
  • Article View: 58
  • PDF Download: 97
  • LinkedIn
  • Twitter
  • Facebook
  • Google
  • Telegram
Journal Information

Publisher:

Email:  info@ejmcm.com

  • Home
  • Glossary
  • News
  • Aims and Scope
  • Privacy Policy
  • Sitemap

Editorial Team:  editor@ejmcm.com

For Special Issue Proposal : chiefeditor.ejmcm@gmail.com / info@ejmcm.com

This journal is licensed under a Creative Commons Attribution 4.0 International (CC-BY 4.0)

Powered by eJournalPlus