• Register
  • Login

European Journal of Molecular & Clinical Medicine

  • Home
  • Browse
    • Current Issue
    • By Issue
    • By Subject
    • Keyword Index
    • Author Index
    • Indexing Databases XML
  • Journal Info
    • About Journal
    • Aims and Scope
    • Editorial Board
    • Publication Ethics
    • Indexing and Abstracting
    • Peer Review Process
    • News
  • Guide for Authors
  • Submit Manuscript
  • Contact Us
Advanced Search

Notice

As part of Open Journals’ initiatives, we create website for scholarly open access journals. If you are responsible for this journal and would like to know more about how to use the editorial system, please visit our website at https://ejournalplus.com or
send us an email to info@ejournalplus.com

We will contact you soon

  1. Home
  2. Volume 7, Issue 11
  3. Author

Online ISSN: 2515-8260

Volume7, Issue11

Design of 24 Bit Vedic Multiplier Using GDI Technique in 32 Bit Floating Point Multiplier

    Koona Rama Sai, P.V. Murali Krishna

European Journal of Molecular & Clinical Medicine, 2020, Volume 7, Issue 11, Pages 2725-2737

  • Show Article
  • Download
  • Cite
  • Statistics
  • Share

Abstract

Multiplier is the common hardware block present in any processor. Floating point multiplier’s can be found in electronic systems that run complex calculations especially in DSP processor. The Floating point numbers are commonly used in numerous applications because of their effective capability in representation of numbers. The feasible way of presenting real numbers in binary format is done by using FP numbers. A 24 bit Vedic multiplier using GDI technique is designed in this paper. Multiplication of two numbers will take more time and many steps. For the unsigned mantissa multiplication in the FP multiplier the Vedic mathematics sutra called UT is used. Any logic circuit can be designed by using CMOS logic. The CMOS logic will consumes more area. The numbers of transistors in the circuit are reduced by using GDI logic. Thus the Vedic mathematics will reduce the delay and the GDI logic will reduce the transistors count in a circuit which in turn reduces the power.
Keywords:
  • PDF (798 K)
  • XML
(2021). Design of 24 Bit Vedic Multiplier Using GDI Technique in 32 Bit Floating Point Multiplier. European Journal of Molecular & Clinical Medicine, 7(11), 2725-2737.
Koona Rama Sai, P.V. Murali Krishna. "Design of 24 Bit Vedic Multiplier Using GDI Technique in 32 Bit Floating Point Multiplier". European Journal of Molecular & Clinical Medicine, 7, 11, 2021, 2725-2737.
(2021). 'Design of 24 Bit Vedic Multiplier Using GDI Technique in 32 Bit Floating Point Multiplier', European Journal of Molecular & Clinical Medicine, 7(11), pp. 2725-2737.
Design of 24 Bit Vedic Multiplier Using GDI Technique in 32 Bit Floating Point Multiplier. European Journal of Molecular & Clinical Medicine, 2021; 7(11): 2725-2737.
  • RIS
  • EndNote
  • BibTeX
  • APA
  • MLA
  • Harvard
  • Vancouver
  • Article View: 2
  • PDF Download: 2
  • LinkedIn
  • Twitter
  • Facebook
  • Google
  • Telegram
Journal Information

Publisher:

Email:  info@ejmcm.com

  • Home
  • Glossary
  • News
  • Aims and Scope
  • Privacy Policy
  • Sitemap

Editorial Team:  editor@ejmcm.com

For Special Issue Proposal : chiefeditor.ejmcm@gmail.com / info@ejmcm.com

This journal is licensed under a Creative Commons Attribution 4.0 International (CC-BY 4.0)

Powered by eJournalPlus